with many instruments, including those to be performed as parts of Key Science projects of the square kilometer array (SKA) and its pathfinders and precursors require the refining of the radio global sky models (GSM) and knowledge improvement of galactic foreground radiation. This improvement enables a better separation of the different emission critical components to the analysis of the cosmic microwave background (CMB) observations obtained by ground and space missions above 70 GHz (Komatsu et al. 2011; Planck Collaboration 2013) . Furthermore, it allows a better separation of low frequency components below 1.4 GHz from observations obtained with radio-interferometers like the SKA and its pathfinders precursors (LOFAR, MWA, MeerKAT, ASKAP). The necessary high sensitivity large scale mapping in radio requires long observations over large sky areas with exquisite control of receptors systematics. The recent advances in digital radio technologies have raised receiver design to a new level enabling much better systematics control and information processing. Sampling at radio-frequency (RF) and replacing RF and intermediate frequency (IF) analog hardware by digital component subsystems, improves the performance and robustness making it immune to RFI (Johnson et al. 2006) . Nowadays, digital converters with rates above 1 GSps and field programmable logic devices, capable of parallel digital signal processing at high rates, are widely available and affordable. However, reduction of size, cost and hardware complexity are an advantage at the expense of a more demanding digital design.
The use of digital solutions for applications such as radiometry and polarimetry, carries additional advantages over analog designs. Stability and lower gain fluctuations are advantages that offer more reliability and easier calibration of instruments (Gaier et al. 2012; Gasiewski and Kunkee 1993) .
Historically, in 1961 Weinreb (Weinreb 1961) proposed the first single bit radiometer based on a 1 bit digital converters (ADC), a tapped single bit shift register as a delay line and an exclusive or as a multiplier. The solution offered enough sensitivity (64 % of a perfect analog correlator) and paved the way for much of the developments of digital correlator implementations (Bischoff et al. 2013; Cleary 2010; Padin et al. 1993; Piepmeier and Gasiewski 2001) . More recently, the collaboration for astronomy signal processing and electronic research (CASPER) and the UNIBOARD project (Parsons et al. 2006; Szomoru 2011; Werthimer 2011) represent an evolution of digital technology applied to radio astronomy. The UNIBOARD uses a complex and expensive system with several Altera Stratix IV FPGAs connected by high-speed links, with a 4 GHz input bandwidth providing 64 output bands. Less demanding applications may however suffer from the CASPER or UNIBOARD solution complexity and its higher cost. A recent paper (Holler et al. 2012) compares the cost of a specific implementation of an analog correlator with a digital equivalent one using CASPER developed boards.
Correlation receivers and polarimeters are extensively described in (Rohlfs and Wilson 2004) . We apply it to the development of a new 10 GHz polarimeter, with 1 GHz bandwidth, hence we achieve five times more bandwidth for large sky area polarimetry surveys. This solution uses standards ADCs and an Altera Cyclone III FPGA providing a very cost-effective performance.
Design and method

Polarimeter back-end application scenario
The radio mapping of large sky areas, in the frequency range of 50 MHz to 1 GHz, is important to update the GSM and offer a database of legacy templates for future astrophysical use. The mapping of the polarized emission between 5 and 10 GHz projects is the target of several projects such as the Galactic Emission Mapping project (GEM) (Torres et al. 1996) and the more recent C-Band All Sky Survey (CBASS) project (King et al. 2010) to improve the polarized foreground subtraction obtained from CMB missions. The GEM project began to map the polarized microwave emission of the sky in Brazil, having a counterpart in the Northern Hemisphere, after the installation of an antenna in Portugal (Fonseca et al. 2006) . This combination of observations will cover about 85 % of the sky. Figure 1 represents an illustration of the Northern hemisphere scanning strategy and the 10 GHz all-sky template obtained after extrapolation of GSM templates from (Giardino et al. 2002) . The Fiducial values on sky flux for receiver and mapping strategy design were obtained from the simulated sky at 10 GHz and incorporating the radio synchrotron spectral index corrections after (Planck Collaboration et al. 2015; Giardino et al. 2002) . Initiated as part of the GEM collaboration and building on the lessons of the C-band (5 GHz) polarimeter (Bergano et al. 2007 ) here we outline the X-band (10 GHz) new digital design. The foreground removal at lower frequencies requires the measurement of sky noise temperature with a resolution of a few micro Kelvin. To enhance the sensitivity and reduce the sky survey integration time to acceptable values, the bandwidth must be at least 1 GHz or higher.
Polarimeter analog hardware
The polarimeter sensitivity and dynamic range depend on antenna, system noise and integration time, thus influencing the digital design of the backend, where final detection of Stokes parameters takes place. The expected polarized signal power equivalent temperature at 10 GHz is ~0.1 mK so a long integration time is needed. The antenna is a 9 m Cassegrain type with an HPBW ϴ 3dB = 0.28° and equipped with a corrugated feed horn. A polarizer followed by an orthomode transducer (OMT) carries the separation between left and right circular polarizations (LHCP and RHCP). Both polarization channels are further amplified until they are digitized. The analog front end block diagram of the receiver for one channel is depicted in Fig. 2 . In short, the analog chain is responsible for amplifying the signals to the required digital entry levels. Since the galactic synchrotron emission is linearly polarized, we designed the polarimeter to output the linear U and V Stokes parameters through the correlation of the incoming circular polarization components and thus minimize calibration systematics and output Stokes parameters.
The analog receiver chain
The signal in Fig. 1 is amplified using a low noise amplifier (LNA) (LNC7-10A from Low Noise Factory) operating at 70 K inside a Dewar. A low loss 1 GHz bandwidth bandpass waveguide filter labelled (BPF) performs the first stage filtering to remove interferences and reduce the input power at the following amplifying stages. The following amplifying stage labelled (LNA2) uses ultra-low noise pHEMTs and mHEMTs technology devices. Finally, a conversion to baseband, complex in-phase and quadrature components, is performed and followed by 500 MHz bandwidth low-pass filters labelled (LPF) and amplifiers. Each Cartesian component is digitized by one ADC.
The gain/attenuation budget on Table 1 summarizes the relevant system parameters. The system noise temperature T SYS includes contributions from the antenna-T A (for T A was assumed a value of 10 K), sky-T SKY (for T SKY -atmosphere, spillover, was assumed a value of 5 K) and receiver-T REC (for T REC was assumed a value of 15 K) temperatures: T SYS = T A + T SKY + T REC . The polarimeter design main guidelines take into account the following specifications:
• RF center frequency: 10 GHz;
• RF bandwidth B: 1 GHz;
• Polarimeter noise temperature T SYS : 30 K;
• Resolution: ΔT = 0.1 mK (1st Stokes parameter).
The polarimeter is designed to deliver N estimations (pixels) of the Stokes parameters within the antenna HPBW with N = 10 a typical value. Using the antenna HPBW and the revolutions per minute ω rot the sky pixel surveying rate, N P (points/s), is given by:
Assuming N = 10 and ω rot = 1 rpm then N P is about 220. The pixel integration time τ p , within the digital backend, is given by:
and, for the above operating parameters, τ p = 4.66 ms. The well-known radiometer equation can now be used to estimate the full integration time τ to achieve the target resolution for the first Stokes parameter (I) at each surveyed pixel:
Considering 1 GHz bandwidth B, T SYS = 30 K and ΔT = 1 mK the total integration time is τ = 45 s. The total surveying time τ Survey (in days) is given by:
(1) where 1440 is the number of revolutions per day, so τ Survey is about 7 days. The larger the bandwidth B and the smaller the system temperature T SYS the shorter will be measurement campaign duration. The calculation of the Stokes parameters follows the work developed in (Bergano et al. 2011 ).
where A R , A L , B R and B L are the in-phase (A) and quadrature (B) components for the right and left channels complex amplitude and 〈〉 represents the time average. Analyzing (5) to (8) we can see that a direct implementation requires 8 multipliers and 8 adders. The Stokes parameters resolution depends on the system equivalent noise temperature (T SYS ), detection bandwidth (B) and integration time (τ Survey ). The first integration is made within the field programmable gate array (FPGA) (Bergano et al. 2011 ) and the final one by the host acquisition computer.
Digital polarimeter baseline design
The block diagram of the digital receiver backend is shown in Fig. 3 . This diagram begins with a standard FPGA clocked at 250 MHz, a clock generator and ADCs with two parallel data buses. It details only, for the sake of simplicity, the acquisition of left channel Cartesian components (A L and B L ) and the system clock derivation scheme. The required strategies are reached by applying dedicated techniques, namely:
• Two 8 bit ADCs for digitizing each channel Cartesian components (total of four ADCs); • ADCs with interleaved data buses providing two samples per clock period (presenting 500 MSps per ADC bus to the FPGA); • Double data rate interfacing to the FPGA, sampling at 500 MSps from the 250 MHz clock.
The ADC achieves 1 GSPS bandwidth by exploiting 1:2 demultiplexing in order to produce two 8 bit streams of samples at half the sample rate. The acquisition of the ADC samples is performed along with its data-clock (500 MHz) divided by two, i.e 250 MHz. Figure 3 shows the two ADC streams feeding four shift registers each 8 stages long. Both the rising and the falling edges of the clocks (250 MHz) are used to clock the samples into the proper shift register at the proper time. The same solution is implemented to handle the quadrature component of the left channel B L (partially depicted in Fig. 3) , as well as the Cartesian components for the right channel (A R and B R ). The four shift registers now hold 32 ns time series of all the receiver Cartesian components sampled at 1 GSps. After 32 samples have been clocked into the shift registers, all 32 8 bit samples are loaded into a 256-bit register. Further processing will be carried out in blocks clocked by a second clock domain.
The parallel calculation and accumulation of 32 samples of the Stokes parameters (1-4) I, Q, U and V is performed each 32 ns in the Stokes calculation block and integrated in a 22 bits register length. A set of 2N S samples of the integrated Stokes parameters are further integrated in the accumulators (ACC) with 36 bits register length and results are truncated to 24 bits that are enough to resolve 0.1 mK over 30 K (of T SYS ) for the 1st Stokes parameter. Finally, a Multiplexer (MUX)/First In First Out Memory (FIFO) holds the integrated data to be sent to the host computer and performs the data transfer protocol. The data transfer rate from the FPGA to the host computer determines the design of the I/O hardware and in particular buffer sizes. The data rate R P (bps) to transmit all the 4 Stokes parameters (each 3 bytes long) is given by: with N P provided by (1). The 21 Kbps transfer rate can be handled by any standard parallel or serial bus. The delays at ADC bit level, from the FPGA I/O pin to the input shift registers must be well known and equalized and an adequate time alignment of the sampling clock (t Sclock ) of the ADC with the FPGA internal latching clock must be achieved. The FPGA must be programmed at a register transfer level to assign the I/O pins and route all the bits to the shift registers with predictable delays. Also, the latching clocks must have an adjustable phase. The digital hardware design requirements are summarized below:
• Reduced time dispersion from I/O pin to input registers;
• ADC located strategically close to the FPGA dedicated PLLs;
• Adequate clock distribution and FPGA PLLs programming.
We now describe the hardware parts selection strategy and perform an analysis of the clock and timing requirements for the proposed solution.
Experimental measurements and results
The results presented below were obtained from the fabricated and assembled printed circuit board (PCB). The board with its assembled components is about 14 × 20 cm and is presented in Fig. 4 .
The board has four layers in the following order (from top to bottom): Signal, Ground, Power and Signal. The main chip components observed in the highly symmetrical layout are the FPGA (Cyclone III -EP3C55F780C6), the ADCs (ADC081000) positioned at the (9) R P = 96N P Fig. 4 Correlator printed circuit board FPGA corners, the differential ADC drivers (LMH6555) close to the ADC and the clock generator (AD9522-4). Between the two bottom ADCs is the general purpose input output (GPIO) bus connector. At the left side are the configuration devices of the FPGA (Active Serial) and one fiber link (ST connector near the border). At the rightmost side of the layout are the power supply voltage regulators.
The use of single ended FPGA pins requires their physical separation from the differential input pins. Detailed care was taken with the design of differential lines, separation, coupling, length equalization and termination, power supplies decoupling and signal integrity (Cao et al. 2011; Kim et al. 2010; Sharawi 2004) .
As long as the connections between elements (I/O pin to register) remain short enough and with small length dispersion to stay within the clock sampling time window, it is possible to implement a standard synchronous pipeline architecture. The pins transmission directly to an input register helps to maximize the timing performance and allows faster setup times.
The reconstruction of several input signal sinusoids with different amplitudes and frequencies were tested. However, we opted to only present in Fig. 5 the reconstruction of an acquired sinusoid with a power of −10 dBm and 10 MHz frequency.
The previous figure clearly demonstrates an excellent acquisition of the input sinusoids. The small variations of the acquired sinusoid points are due to an improper digitization of the first and/or second least significant bits due to inherent noise of the system.
The second test phase consisted on obtaining the Stokes parameters for the linear, circular and partial polarizations. The operation of the correlator is simulated at the laboratory by inserting several polarization scenarios at the correlator.
The best approach here was to send the Stokes parameters time series, for later analysis, to a small computer using a GPIO interface. Three scenarios were considered: one for linear polarization, one for circular polarization and other for partial polarization. Two sinusoids with different amplitudes and frequencies for each polarization are created to mimic these polarizations Fig. 6 . We opted to present the results of a circular polarization situation, that is, two sinusoids with the same amplitude and frequency and phase imbalance of π/2 radians. The power of the testing signal was manually switched during a few seconds through the levels of -12 dBm, -18 dBm, -24 dBm and -30 dBm. The test results are shown in Figs. 7 and in 8. The time series shown corresponds to the Stokes parameter calculation considering the acquisition of two sinusoidal signals of 10 MHz described above at a rate of 1 GSps. The residual differences between the measured and simulated results are in line with the inaccuracy of the simulated amplitude sinusoid which corresponds to a standard deviation of 0.009, or a SNR of 34 dB.
The test to other polarizations (partial polarization) demonstrated a lower value of the standard deviation (to 0.01) proving that a correct operation of the cross correlation Stokes parameters (U and V). The tests consisted on receiving 5000 samples (for each Stokes parameter) from the correlator, each sample represents an average of the 65,536 accumulations performed in the correlator. Since each accumulation takes 2 s a sole test takes 10 s as presented in Fig. 7 .
The layout of the test bench is presented in Fig. 9 . A summary of the used FPGA resources is presented in Table 2 . Finally, Table 3 summarizes the hardware price contributions for a prototype. This table confirms the possibility of a low to medium scale production for less than €1000.
Conclusions
The design of wide bandwidth digital receivers based on fast ADCs and FPGA data processing is important for RA applications requiring large integration time and where calibration procedures and receiver stability are mandatory. These digital designs require agile interference detection and cancellation, communication systems using spatial diversity and FPGAs smart coding.
The development of a cost effective 1 GHz bandwidth digital polarimeter required implementation of the VLSI Hardware Description Language (VHDL) code at the register transfer level with a high degree of parallelization. The device clock distribution is based on an external clock generator combined with FPGA PLL resources to drive all the system (FPGA and 4 ADCs) with adequate timing and high synchronization.
The achieved results prove the hypothesis of having a low range FPGA as a data processing unit operating at high frequency (500 MHz) without the use of dedicated high 
